This study investigated the device optimization scheme of a double-gate hetero-junction tunnel FET, which was expected to improve circuit performance. A thinner channel with a stronger electric field increases the tunnel on-current. Conversely, a thin channel results in a larger quantum sub-band energy and an effective bandgap, which decreases the tunnel on-current. Such tradeoffs are clarified by considering the quantum effects in a device simulation. Furthermore, the gate capacitance behavior, identified via device simulation, was considered, and it demonstrates that the double-gate hetero-junction tunnel FET has a substantial capacitance merit compared to CMOS transistors. The early stages of our work used the intrinsic delay for device optimization, as defined in the international technology roadmap for semiconductors. However, based on the comparison with the speed evaluation results of the ring oscillator, the device optimization scheme was improved. This was achieved by adopting a new effective delay index, based on the effective on-currents and effective gate capacitances. Studies on the CMOS device design also applied the concept of effective on-current; however, the design method presented herein is novel in that it introduced the concept of effective gate capacitance.
Introduction
LSI has been developed with silicon CMOS technology for over fifty years owing to the material's scaling advantage; this trend has been maintained by the introduction of various technology boosters. [1] [2] [3] [4] [5] Recently, LSI has permeated many aspects of our daily lives, and the Internet of things has emerged. It has generated big data that has been effectively used by artificial intelligence to dramatically change our lifestyles. Steep switching devices are currently being researched in an effort to prolong the scaling merit of LSI and achieve lower power consumption. [6] [7] [8] [9] [10] [11] Among these steep switching devices, the tunnel FET is a promising alternative to CMOS and has been studied extensively both experimentally [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] and theoretically. [22] [23] [24] [25] [26] [27] [28] Despite aiming for steep switching, most studies on TFETs face the challenge of TFETs not being steep due to the lack of on-current or high off-current. In terms of on-current, a direct bandgap III-V semiconductor with a light tunnel mass is a promising alternative. Furthermore, by making the source and channel a type-II heterostructure, the effective band gap is narrowed, resulting in a higher on-current. 14) The doublegate structure is a promising alternative for increasing the tunnel current by increasing the electric field between the source and channel. Recently, GaAsSb/InGaAs double-gate hetero-junction tunnel FETs have achieved steep switching at 60 mV/decade at room temperature. 21) This is the result of utilizing an improved gate insulator; moreover, theoretical studies demonstrate that better performance can be achieved by reducing body thickness. 16) Thus, the III-V double-gate hetero-junction tunnel FET is encouraging, but its device design principle is unclear. For example, a theoretical study states that if the channel length is shortened, the steepness of switching is lost due to direct tunneling from the source to the drain. 25) When the body thickness is reduced, the effective band gap increases due to the quantum effect, causing the tunnel current to decrease.
In order to clarify the principle of device design, we propose a practical device simulation method that incorporates device size, quantum effects, and the component ratio of semiconductors forming heterojunctions. Low-power transistor optimization was also examined using this method. Furthermore, the delay time of the ring oscillator was evaluated using a device circuit mixed-mode simulation. Consequently, we found that the optimization performed with intrinsic delay as the target was not optimal in terms of circuit speed. The reason for this was that the main difference in CMOS was the effect of gate capacitance. Finally, in order to optimize circuit speed at the device level, we propose a new effective delay index using effective on-current and effective gate capacitance. The concept of effective delay was briefly introduced by Fukuda et al., 29) but our paper discusses the gate capacitance characteristics that provide its basis. Device characteristic optimization, which is the stage before circuit performance evaluation, is also described in detail. Section 2 describes the simulation method, and Sect. 3 describes optimization at the device level. Section 4 describes the evaluation results of the device circuit mixed-mode simulation and the effective delay index and summarizes both.
Simulation methods
As it is important to optimize device characteristics in a practical calculation time, a device simulation method was developed based on the drift diffusion model. Silvaco's Atlas 30) was used for device simulation, and the Fermi-Dirac distribution was assumed for carrier statistics. Atlas also supports the device circuit mixed-mode simulation used in Sect. 4. The tunnel current was calculated using a nonlocal band-to-band tunnel (BTBT) model that can consider tunnels beyond the heterojunction. Figure 1 shows a typical structure of the GaAsSb/InGaAs double-gate hetero-junction tunnel FET used in this study. In this n-type tunnel FET, the GaAsSb source is p-type, the InGaAs channel and drain are n-type, and tunneling occurs between the valence band of the source and the conduction band of the channel and the drain. The concentration of the source is on the order of 10 19 cm −3 and that of the drain is on the order of 10 18 cm −3 , so as to suppress off-leakage current. The effective oxide thickness of the gate insulating layer was fixed at 1 nm. This device was developed by stacking layers using atomic layer deposition.
A key parameter of this device is the horizontal width of the channel part sandwiched between the two gates, referred to as the body width (W BODY ).
Next, the component ratio of the semiconductor was set. We fabricated this device by stacking GaAsSb/InGaAs on an InP substrate. 14, 16, 21) In this case, the component ratio that can be used for GaAsSb/InGaAs is limited in order to achieve lattice matching with InP. However, by using the recently proposed metamorphic buffer layer 31) or nanosheet structure, 32, 33) various component ratios can be used if lattice matching between GaAsSb and InGaAs is achieved without concern for the lattice of the underlying substrate. Based on the lattice constants obtained from, 34) we determined the combination of component ratios that can achieve lattice matching between GaAsSb and InGaAs (GaAs 1-0.92x Sb 0.92x /In x Ga 1−x As was used). The relationship between the component ratio, band gap, electron affinity, and the effective mass of the conduction band and valence band was obtained from. 34) The following describes the device simulation procedure, accounting for the quantum effect. The Poisson-Schrödinger method is applied to the device structure ( Fig. 1 ) to obtain sub-band energies of the valence and conduction bands of the source and channel. The obtained sub-band energy is reflected in the band gap and electron affinity of each material used in the device simulation. The valence band consists of light and heavy holes and is presumed to be anisotropically connected when distorted. Therefore, the effective mass of holes along the channel confinement direction and the tunnel direction are assumed to be different. Consequently, the sub-band energy was calculated using heavy holes along the confinement direction, while the tunnel generation quantity was calculated using the effective mass of light holes along the tunnel direction. All subsequent simulations were performed with this setting.
Device optimization
As TFET is aimed at low-power consumption, the lowpower transistor of International Technology Roadmap of Semiconductors (ITRS) was selected as a target. In ITRS2013, 35) the target of nMOS by 2028 is to have a power supply voltage V DD of 0.64 V, off-leakage current I OFF of 50 pA μm −1 and on-current I ON of 295 μA μm −1 . The target performance of TFET is set to V DD 0.5 V and I OFF 10 pA μm −1 so as to exceed the performance of nMOS. ITRS has an index called nMOS intrinsic delay (τ intrinsic ), defined as C ox V DD /I ON , whose target value by 2028 is 1.493 ps. We selected this intrinsic delay value as the target performance of the TFET for this study.
Considering the heterostructure and the quantum effects, the amount of tunneling between the first sub-band of the heavy valence band of the GaAsSb source and the conduction band of the InGaAs channel becomes dominant. Therefore, the valence and conduction bands of GaAsSb and InGaAs can be regarded as effective band gaps for the tunnel FET. Figure 2 plots this effective bandgap for body widths W BODY of 4, 5 and 6 nm against the component ratios discussed above. The optimum component ratio and its effective band gap differ depending on the body width; reducing the body width increases the effect of the gate electric field and increases the effective band gap. Figure 3 shows the I D -V G transmission characteristics when the body thickness is 4, 5, and 6 nm. The component ratios for each thickness are selected as the minimum effective bandgaps in Fig. 2 . When the body thickness is reduced, the effective band gap increases due to the quantum effect, requiring a larger gate voltage to turn on the TFET. However, as the gate potential varies based on the gate work function, the gate voltage of I OFF 10 pA µm −1 is defined as V OFF , and the gate voltage V ON (on-state) is defined as the sum of V OFF and power supply voltage (V DD ), 0.5 V. The drain current when the gate voltage is V ON is defined as the on-current I ON ; Fig. 4 is a plot of I ON against body width. Figure 4 is a plot of the maximum gate capacitance. Figure 5 shows the I D -V G characteristics and the C G -V G characteristics plotted with V OFF , adjusted in order to evaluate the device performance on the basis of I OFF . The C G -(V G -V OFF ) curve for the device with 6 nm thickness has a peak at 0.3 V which is explained by the maximum capacitance between the gate and the source. The second peak beyond 0.43 V is caused by the increase in the gate-to-drain capacitance. Figure 6 shows the intrinsic delay (τ intrinsic ) calculated from C Gmax × V DD /I ON and plotted against the body width. As C G greatly depends on the body width, the intrinsic delay tends to be different from I ON , and it was found that a body thickness of 5 nm is optimal for minimal intrinsic delay.
It can be seen that C ox of this device is 2.4 fF µm −1 and C Gmax is set lower than this. Figure 7 shows the electron concentration distribution in the channel center of the gate voltage cross section; here, C G is maximized when the body thickness is 5 nm. A tunnel FET is a diode wherein the channel flows widely over the entire body width with the majority of the carriers collecting outside the insulatorsemiconductor interface. Owing to the narrow effective bandgap of this hetero-junction TFET, a sufficient quantity of current flows without increasing the gate voltage until a high-concentration accumulation layer is formed. The channel has a low electron concentration and is widely distributed, keeping the gate capacitance low. This clarifies that this device has a gate capacitance merit. Even further enhancement of the capacitance merit and higher electron concentration at the center of the body can be achieved if the quantum effect is modeled more accurately by the Poisson-Schrödinger approach. Figure 8 shows the channel length dependence of intrinsic delay. As the gate capacitance is proportional to the channel length, a shorter channel length would be advantageous. Figure 9 is a plot of the I D -V G characteristics when L CH = 25, 35, and 50 nm in Fig. 8 , adjusted so that V OFF matches the horizontal axis. It can be seen that when L CH is 25 nm, the sub-threshold slope is dull and I ON has decreased. 25) This effect occurs when the tunneling current flows directly between the source and drain when L CH = 25 nm and I OFF increases. Figure 10 shows the energy band profile and the BTBT generation rate at V from the source to the drain along the center of the device. Considering the BTBT generation rate, when the drain current is 10 pA μm −1 , and the gate length is 25 nm, electrons are generated near the drain where the conduction band energy decreases. We found that V OFF , V ON , and the on-current are lowered due to the effect of increasing I OFF caused by the tunneling between the source and the drain. Figure 11 shows the dependence of intrinsic delay on drain concentration. Increasing the drain concentration can reduce the drain resistance; thus, I ON is expected to increase. However, the BTBT off-leakage current increases owing to the strong energy band bending between the gate and the drain. It was found that the target set for I OFF (<10 pA μm −1 ) could not be achieved without reducing the drain concentration. A possible countermeasure is the drain offset structure, which is not addressed in this paper. Both the drain concentration dependence and the channel length dependence treated above are trade-offs for an increase in I OFF .
When the source concentration is high, the source resistance can be suppressed, and the tunnel distance can be shortened to improve the on-current. Conversely, as the capacitance between the source and the gate increases, a fair evaluation is required by the intrinsic delay. Figure 12 compares the I D -V G characteristics and C G -V G characteristics for source concentrations of 3 × 10 19 , 6 × 10 19 , and 9 × 10 19 with V OFF aligned. Moreover, W BODY was 5 nm, and L CH was 35 nm with a drain concentration of 5 × 10 18 . The gate capacitances are primarily composed of the gate-tosource capacitances, and their peak values depend on the source concentration. Although I ON increases at a source concentration of 9 × 10 19 , C Gmax also increases. Figure 13 shows the dependence of the intrinsic delay on the source concentration. When the source concentration is 3 × 10 19 , the shortest intrinsic delay is expected.
As a result of the above analyzes, the intrinsic delay is expected to be minimized when the body width is 5 nm, the channel length is 35 nm, the drain concentration is 2 × 10 18 , and the source concentration is 3 × 10 19 . Under such conditions, the intrinsic delay was 1.4 ps, surpassing the set target value of 2028.
Circuit performance
As TFET behaves differently from CMOS, it is necessary to confirm whether the shortest nMOS intrinsic delay condition obtained achieves the fastest circuit performance. We verified this using a device circuit mixed-mode simulation. For this purpose, a p-type TFET was required, and a symmetric structure of an optimal n-type TFET was created. 36) An inverter was formed to calculate a ring oscillator that was connected in three stages. Figure 14(a) shows the waveform of the ring oscillator when the source concentration with the shortest intrinsic delay is 3 × 10 19 cm −3 . The mixed-mode simulation was successful in calculating the ring oscillator waveform by connecting the circuit with 6 TFET device simulations. The delay time of the ring oscillator was 6.22 ps. Figure 14(b) shows a ring oscillator waveform with a source concentration different from 9 × 10 19 cm −3 . The delay time was 3.67 ps, and the source operated at a higher speed than under the previous condition (3 × 10 19 cm −3 ). The symmetry setting of the nFET and the pFET is imperfect due to the effect of program implementation of the nonlocal band to band model. Thus, some asymmetry remained in the ring oscillator waveforms, as shown in Fig. 14. In Fig. 15 , the ring oscillator delay τ RO and intrinsic delay τ intrinsic differ even in their tendency for source concentration dependence. The circuit is not fully driven by the maximum on-current, causing such variation. Previous studies [37] [38] [39] have proposed effective on-current as a device performance index for predicting the circuit performance. The high state (H) is defined when the drain voltage is half the power supply voltage V DD , and the gate voltage is equal to V DD . The low state (L) is achieved when the drain voltage is equal to the supply voltage V DD , and the gate voltage is half of the V DD . The effective drain current I DEFF was defined as (I D (H) + I D (L))/2. This is an example of a device performance index that effectively describes circuit operation while considering that the circuit is not always operating at maximum current. Figure 16 shows the transfer I D -V G characteristics and gate capacitance C G -V G curves of Figs. 14(a) and 14(b) . Drain voltages are set at V DD and half of V DD . Increase in the gate capacitance in the high state plays an important role in the ring oscillator behavior. In addition to the effective on-current, the effective gate capacitance as a TFET performance index was introduced, which reflects the circuit speeds in Figs. 14(a) and 14(b) . The effective gate capacitance is obtained by averaging the gate capacitances in the high and low states as C G (H) and C G (L). We propose an effective delay using the effective drain current I DEFF and effective gate capacitance C GEFF as the performance index. This was done in order to change to the nMOS intrinsic delay of ITRS and the effective delay defined as C GEFF × V DD /I DEFF . The proposed effective delay is also plotted in Fig. 16 , better explaining the source concentration dependence of the ring oscillator delay. As the delay calculation of CMOS regards the gate capacitance as the oxide capacitance, only the concept of effective drain current was introduced for CMOS. However, the gate capacitance is lower than the oxide capacitance for TFETs, and thus differs based on the device design.
Conclusions
The device design method of the double-gate hetero-junction tunnel FET was examined. In the study, we considered the component ratio, assuming lattice matching in the heterojunction. The quantum effect reflects the results of the Poisson-Schrödinger method in the effective bandgap and effective band offset. The optimum body width was found to be 5 nm, and the intrinsic delay under such conditions surpassed the target of the ITRS2003 2028 low-power nMOS transistor. Specifically, we found that this device has a capacity merit due to the influence of electrons flowing widely in the channel. Channel length and drain concentration have an effect on the off-leakage current, which is the effect of tunneling from source to drain. Source concentration has an effect on the on-current and gate capacitance, and lower source concentrations are better for the intrinsic delay. Analysis of the ring oscillator in the mixed-mode shows that the delay is shorter when the source concentration is high, and this tendency differs from the intrinsic delay. When the effective delay is defined from the effective drain current and the effective gate capacitance, the tendency of the ring oscillator is reproduced. 
